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Abstract 
There is a growing need for highly efficient, power dense 
DC-AC converters to supporta number of futuremore electric 
aircraft technologies. SiC has been identified as a 
potentialtechnology to improve the efficiency of these 
converters.To analyse the semiconductorlosses, this paper 
presents the semiconductor loss equations for the two-level 
converter (2LC), three-level neutral point clamped converter 
(3LNPCC) and the three-level T-Type converter 
(3LTTC).Based on the equations and current datasheet 
information,it is identified that SiC technology offers 
significant reductions in losses compared with traditional Si 
devices. The paper also discussesa number of hybrid device 
combinations to achieve the benefits of high efficiency in SiC 
technology and low cost of Si technology.Based on the 
semiconductor losses the converter efficiencies in the SiC 
2LC and the 3LTTCs are about3-4%higher than in the Si 2LC 
for a 42 kW threephase converter operating at a 25 kHz 
switching frequency. 
1 Introduction 
The concept of electrifying auxiliary systems on-board an 
aircraft that were previously powered through mechanical, 
hydraulic and pneumatic means is known as the more electric 
aircraft (MEA) concept. Some of the key benefits ofthe MEA 
concept include improving fuel efficiency and reducing the 
maintenance costs[1].As a result of this technology change, a 
number of new electrical power system architectures are 
being developed including AC and DC sub-systems which 
require a range of power electronic converters to form the 
interconnections[1, 2]. 
DC-AC converters are likely to perform many of the power 
conversion functions in a MEA power system, such as engine 
starting and active rectification functions in the generator 
converters, control of high speed pumps and flight control 
actuators, and synthesizing an AC electrical system for the 
hotel and auxiliary loads. Thereforethere is a growing need 
for high efficiency DC-AC converters capable of operating at 
powers in the kWsrangeand at fundamental frequencies of400 
Hz and above [1, 2].High efficiency is essential to minimize 
the size of the converter and reduce fuel burn.  
New SiC devices offer lower on state and switching losses 
compared with traditional Si devices[3]and are therefore a 
candidate technology for future high performance converters. 
The three-level T-Type converter (3LTTC) and the three-
level neutral point clamped converter (3LNPCC) have been 
reported to offer efficiency gains of 1-2% over the two-level 
converter (2LC) with Si devices [4]. Therefore this paper 
seeks to examine the performance of the 2LC, 3LNPCC 
andthe 3LTTC when using SiC technology for typical MEA 
applications.Initially, analytical equations to estimate the 
semiconductor losses in the converters are described. Then 
based on the loss equations, converters are analysed at a range 
of power levels and switching frequencies that would be 
required on-board an aircraft. The analysis is first performed 
for converters with Si devices and then with SiC devices and 
finally combinations of Si and SiC devices. 
2 DC-AC Converter Topologies 
Figure 1shows the converter legs of the topologies considered 
in this study. The complete converters will have three legs for 
a three phase converter and a greater number for multiphase 
systems.  
 
Figure 1: Converter legs of topologies analysed in this paper 
3 Analytical Loss Model 
The analysis focuses on the semiconductor losses and 
excludes any passive component losses such as in the DC link 
capacitors and any filter inductors. Hard switching is assumed 
and only conduction and switching semiconductor losses have 
been considered sincegate drive losses are comparably small 
in IGBT and MOSFET devices.Sinusoidal PWM (SPWM)is 
assumed due to its simplicity and also due to the absence of a 
common mode output voltage component, which enables the 
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neutral of the output to be grounded, a requirement in some 
MEA systems architectures[5]. 
The analysis of semiconductor losses is explained generally 
for the transistor and diode pair T1 and D2in the 2LC of 
Figure 1and the general results are then adapted for other 
topologies.Figure 2presents the key waveforms for the 2LC 
where a low switching frequency to fundamental frequency 
ratio is assumed for clarity. The PWM voltage of the 
converter leg, 𝑉௉ௐெin Figure 2bis generated by SPWM, 
comparing the modulating waveform, 𝑚(𝜃) with the carrier 
signal, 𝑉௧௥௜  in Figure 2a.Theline current 𝐼௅, and the currents in 
T1 and D2are shown in Figure 2b, 2c and 2d.𝜑is the angle of 
the current with respect to the fundamental PWM voltage and 
t1is the conduction time of T1 in each switching period.  
 
Figure 2: Key waveforms in the 2LC 
3.1 Conduction Losses 
The conduction losses 𝑃௖,௦௖in T1averaged across a switching 
cycle may be approximated by eqn.(1). 
𝑃௖,௦௖(𝜃) = ቀ𝑣௢ + 𝑟௢𝐼መ௅sin(𝜃 − 𝜑)ቁ ቀ𝐼መ௅sin(𝜃 − 𝜑)ቁ 𝛼(𝜃) (1) 
where 𝑣௢  and 𝑟௢  are the initial device voltage drop and 
incremental resistance respectively, 𝐼መ௅ is the amplitude of the 
line current, 𝜃 is the angle of the line current and 𝛼(𝜃) is the 
device duty ratio function defined for transistor T1as, 
𝛼(𝜃) =
𝑡ଵ(𝜃)
𝑇௦
 (2) 
where𝑇ௌ is the switching period.The average transistor 
conduction losses 𝑃௖in eqn. (3)are then obtained by 
integrating eqn.(1)across the positive half-cycle of the line 
current waveform. 
𝑃௖ =
1
2𝜋
න 𝑃௖,௦௖
ఏమ
ఏభ
(𝜃) 𝑑𝜃      (3) 
3.2 Switching Losses 
The device switching losses are obtained using the datasheet 
values for turn on and turn off energylosses and assuming 
they may be scaled linearly according to the actual device 
voltage and current[3]. The switching energy loss per 
switching period in T1may therefore be written as𝐸௦ି்ଵ(𝜃). 
𝐸௦ି்ଵ(𝜃)  =  ൫𝐸௢௡ + 𝐸௢௙௙൯ ቆ
𝐼መ௅sin(𝜃 − 𝜑)
𝐼௥௘௙
ቇ ቆ
𝑉௦௪
𝑉௥௘௙
ቇ (4) 
where𝐸௢௡ and 𝐸௢௙௙  are the datasheet transistor turn on and 
turn offenergy losses at current and voltage levels 𝐼௥௘௙ and 
𝑉௥௘௙ respectively. 𝑉௦௪is the actual transistor off state voltage 
in the circuit under consideration.In a similar way the reverse 
recovery energy 𝐸௦ି஽ଶ(𝜃) in diode D2may be expressed as, 
𝐸௦ି஽ଶ(𝜃)  =  𝐸௥௥ ቆ
𝐼መ௅sin(𝜃 − 𝜑)
𝐼௥௘௙
ቇ ቆ
𝑉௦௪
𝑉௥௘௙
ቇ (5) 
where𝐸௥௥  is the datasheet energy loss under conditions of 𝐼௥௘௙ 
and 𝑉௥௘௙.The average power dissipation is obtained by 
integrating eqns. (4) and (5)across the positive half-cycle of 
the line current waveform and multiplying by the switching 
frequency giving, 
𝑃௦ି்ଵ =
𝑓௦
2𝜋
න ൫𝐸௢௡ + 𝐸௢௙௙൯ ቆ
𝐼መ௅sin(𝜃 − 𝜑)
𝐼௥௘௙
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𝑉௦௪
𝑉௥௘௙
ቇ
ఏమ
ఏభ
 𝑑𝜃 (6) 
𝑃௦ି஽ଶ =
𝑓௦
2𝜋
න 𝐸௥௥ ቆ
𝐼መ௅sin(𝜃 − 𝜑)
𝐼௥௘௙
ቇ ቆ
𝑉௦௪
𝑉௥௘௙
ቇ
ఏమ
ఏభ
 𝑑𝜃   (7) 
3.3 Derivation of 𝜶(𝜽)and Device Losses 
The transistor duty ratio function 𝛼(𝜃) for the 2LC topology 
is determined by the naturally sampled SPWM modulation 
function depicted in Figure 2, which shows the triangular 
carrier waveform and the sinusoidal modulating waveform 
𝑚(𝜃) = 𝑀sin(𝜃).The current in the conducting devices T1 
and D2 are shown in Figures 2c and 2d, assuming current is 
flowing out of the leg. By assuming that 𝑚(𝜃) is constant 
within a switching cycle, from the geometry of Figure 2a 
expressions may be written down for the duty-ratio functions 
of devices T1 and D2 as shown in Table 1.Similar expressions 
may be written down for devices T2 and D1 by considering 
the negative half cycle of the output current, however due to 
symmetry the total converter losses may be obtained by 
doubling the result from the positive half cycle of the current.  
 
Figure 3: Calculation of duty ratio function, 𝛼(𝜃) for the 3LCs 
 
Phase disposition SPWM [6] isused to generate the switching 
signals in both the 3LNPCC and the 3LTTC as illustrated in 
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Figures 3a and 3b.The conducting devices during each period are shown on the PWM waveform.  
Table 1: Duty ratio function, α(θ) for the 2LC 
Device T1 D2 
𝜽𝟏 to 𝜽𝟐 𝜑 to π + 𝜑 𝜑 to π + 𝜑 
𝜶(𝜽) [1 + 𝑚(𝜃)] 2⁄  [1 − 𝑚(𝜃)] 2⁄  
Table 2: Duty ratio function, 𝛼(𝜃) for the 3LTTC 
Device T1 D4  T2and D3 
𝜽𝟏 to 𝜽𝟐 𝜑 to π π to π + 𝜑 𝜑 toπ π toπ + 𝜑 
𝜶(𝜽) 𝑚(𝜃) −𝑚(𝜃) 1 − 𝑚(𝜃) 1 + 𝑚(𝜃) 
 
Table 3: Duty ratio function, 𝛼(𝜃) for the 3LNPCC 
Device T1 T2 D5 D3 D4 
𝜽𝟏 to 𝜽𝟐 𝜑 to π 𝜑 to π π to π+𝜑 𝜑 to π π to π+𝜑 π toπ + 𝜑 π toπ + 𝜑 
𝜶(𝜽) 𝑚(𝜃) 1 1 + 𝑚(𝜃) 1 − 𝑚(𝜃) 1 + 𝑚(𝜃) −𝑚(𝜃) −𝑚(𝜃) 
 
For the 3LNPCC in Figure 3a where 𝐼௅ is assumed to be 
flowing out of the leg, transistors T1 and T2 are conducting 
when the modulating function 𝑚(𝜃) is greater than the upper 
carrier signal 𝑉௧௥௜,ଵ, whilst D5 and T2 are conducting when 
𝑚(𝜃) is greater than 𝑉௧௥௜,ଶ but less than 𝑉௧௥௜,ଵ.Though not 
shown in Figure 3a, when 𝑉௉ௐெ = 𝑁and 𝐼௅ > 0D3 and D4will 
conduct. The resulting duty ratio functions for the positive 
half cycle of current 𝐼௅ are shown in Table 3. 
Figure 3bshows the conducting devices in the 3LTTC for the 
same conditions.T1 conducts when𝑚(𝜃) > 𝑉௧௥௜,ଵ, and T2 and 
D3 conduct when 𝑚(𝜃)is greater than 𝑉௧௥௜,ଶbut less than 𝑉௧௥௜,ଵ. 
When 𝑉௉ௐெ = 𝑁and 𝐼௅ > 0, D4will conduct.Table 2 lists the 
resulting duty ratio functions for the positive half cycle of 
current𝐼௅. 
By substituting the duty ratio functions and conduction angles 
θ1, θ2in Table 1-3 in to the general loss eqns. (3), (6) and 
(7)for each device the average loss equations for the 2LC, 
3LNPCC and 3LTTC may be derived as given in Table A1 
[7, 8] in the Appendix A. 
4 Device Selection 
A typical MEA DC-AC converter specification is assumed for 
device selection, Vdc = ± 270 V, Vac = 115 V line-neutral, 400 
Hz, three phase, 0.85 power factor load and ajunction 
temperature (Tj) of 125°C.Assuming the devices are operated 
at around 50 % of their voltage rating, the 2LC and the 
3LNPCCrequire 1200 V and 600 V devices respectively, 
whereas the 3LTTC requires 1200 V devices for T1 and T4and 
600 V devices for T2 and T3. Deviceswith continuous current 
ratings in the range of 250-300 A were selected for each of 
the three topologies as listed inTable 4. In each case all Si and 
all SiC modules were selected, with trench gate and field stop 
IGBTs being used in the Si modules and MOSFETs in the 
SiC modules. 
In addition hybrid module options were also selected for each 
topology. SiC anti parallel diodes and Si IGBTs are used in 
the 2LC hybrid module, whilst in the 3LNPCC all Si devices 
are used with the exception of the neutral point clamping 
diodes which are SiC. Two hybrid options are selected for the 
3LTTC, SiC devices are used in the phase leg (T1, T4, D1 and 
D4) and Si IGBTs in the neutral leg (T2 and T3), in the first 
hybrid option Si diodes are used for D2 and D3 whilst in the 
second hybrid  option D2 and D3 are SiC components. 
The selected modules allow at least 42 kW to be delivered by 
each converter, with output powers of up to 60 kW being 
achieved in most of the configurations as discussed in the 
following section. 
Table 4: Proposed device combinationswith Irating– Tand Irating - D calculated at Tj = 150°C and Tcase = 25°C. 
Topology Device Selection Device Name Manufacturer Vrating(V) Irating - T (A)   Irating - D (A) 
2LC - Si T1-2 - Si , D1-2 - Si SKM200GB12T4  Semicron 1200 295 210 
2LC - Hybrid T1-2 - Si , D1-2 - SiC GA100XCP12-227  GeneSiC 1200 200 85 
2LC - SiC T1-2 - SiC , D1-2 - SiC APTMC120AM08CD3AG  Microsemi 1200 275 205 
3LNPCC - Si T1-4 - Si , D1-4 - Si APTGT200TL60G  Microsemi 600 270 165 
D5-6 - Si Part of Module Microsemi 600 - 212 
3LNPCC - Hybrid T1-4 - Si , D1-4 - Si APTGT200A60T3AG  Microsemi 600 290 230 
D5-6 - SiC APTDC902U601G Microsemi 600 - 160 
3LNPCC - SiC T1-4 - SiC , D1-4 - SiC APTMC120AM08CD3AG Microsemi 1200 275 210 
 D5-6 - SiC APTDC902U601G Microsemi 1200 - 160 
3LTTC - Si T1&4 - Si , D1&4 - Si SKM200GB12T4  Semicron 1200 295 210 
T2&3 - Si , D2&3 - Si APTGT200A60T3AG Microsemi 600 290 230 
3LTTC - Hybrid 1 T1&4 - SiC , D1&4 - SiC APTMC120AM08CD3AG  Microsemi 1200 275 210 
T2&3 -Si , D2&3 - Si APTGT200A60T3AG Microsemi 600 290 230 
3LTTC- Hybrid 2 T1&4 - SiC , D1&4 - SiC APTMC120AM08CD3AG  Microsemi 1200 275 210 
T2&3 - Si APT150GN60B2  Microsemi 600 215 - 
D2&3 - SiC APTDC902U601G Microsemi 600 - 160 
3LTTC - SiC 
 
T1&4 - SiC , D1&4 - SiC APTMC120AM08CD3AG  Microsemi 1200 275 210 
T2&3 - SiC , D2&3 - SiC APTMC120AM08CD3AG Microsemi 1200 275 210 
5 Converter Efficiency Analysis 
This section analyses the efficiency of the three converters in 
Figure 1, based solely on the semiconductor losses using the 
device selection listed in Table 4for identical specifications as 
listed in Section 4. The efficiency is calculated using the 
equations in Table A1of Appendix A for two operating 
conditions, with the first being at a fixed power of 42 kW and 
at different switching frequencies, the second being at 
different power levels and at a fixed 25 kHz switching 
frequency.This forms the basis for understanding the 
semiconductor losses ata range of power levels and switching 
frequencies required for applications on-board a 
MEA.Figures 4to11 illustrate the converterefficiency obtained 
for the three topologies at different power levels and 
switching frequencies. The extremities of the lines in all 
figures indicate the thermal limits of the differentsystems 
assuming a case temperature of 70°C. 
 
Figure 4: Efficiency vs power for 2LC (fs = 25 kHz) 
 
 
Figure 5: Efficiency vs switching frequency for 2LC (P = 42 kW) 
The results for the Si-2LC, Figures 4and5, show the lowest 
efficiency at all power levels with a switching frequency of 
25 kHz, however at low switching frequencies below 12 kHz, 
the Si converter performs better than the hybrid option. This 
is due to the high switching losses in the1200 V Si IGBTsand 
diodes. The hybrid-2LCimproves the efficiency by replacing 
the Si diodes with SiC diodes. The very low reverse recovery 
effects in SiC diodes result in lower switching losses, which 
is particularly evident at high switching frequencies. At low 
switching frequencies the hybrid option has lower efficiency 
due to the increased on state voltage in SiC diodes. A greater 
loss reduction is seen in the all SiC-2LC as the SiC 
MOSFETs have a lower on state voltage and very low 
switching losses. Due to these reasons, the SiC-2LC shows 
the highest efficiency in Figures 4 and 5. For example in 
Figure 4, at 42 kW the SiC-2LC has a 97.3 % efficiency, a 
significant increase compared to the other two level options. 
Furthermore the performance advantage of the all SiC 
converter is greater at high switching frequencies.The 
performance advantage of the SiC option is slightly 
exaggerated in these results since the SiC modules are over 
rated for the nominal 42 kW specification. This was due to 
the limited number of high power SiC modules currently 
offered by manufacturers. Nevertheless a lower rated SiC 
module would still offer a significant performance 
improvement over Si technology. 
 
Figure 6: Efficiency vs power for 3LNPCC (fs = 25 kHz) 
 
 
Figure 7: Efficiency vs switchingfrequency for 3LNPCC (P = 42 kW) 
A similar pattern is seen in the results for the 3LNPCC, 
Figures 6 and 7, however the Si and hybrid options show 
higher efficiency than the two level designs due to the use of 
600 V IGBTs and diodes, which have lower on-state and 
switching losses than 1200 V devices. Due to the limited 
availability of 600 V SiC devices, 1200 V components were 
used in the SiC 3LNPCC circuit. As a result, at power levels 
greater than 36 kW with 25 kHz switching frequency the Si 
3LNPCC has the highest efficiency, however the SiC 
converter has the best performance at very high switching 
frequencies. 
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Figure 8: Efficiency vs power for 3LTTC (fs = 25 kHz) 
 
Figure 9: Efficiency vs switchingfrequency for 3LTTC (P = 42 kW) 
As shown in Figures 8 and 9, the SiC-3LTTC shows a 
significant efficiency improvement over the Si-3LTTC at all 
power levels with a switching frequency of 25 kHz.At 
switching frequencies below 12 kHz and at 42 kW power 
throughput the Si system has a higher efficiency than the SiC 
design. The hybrid options which use SiC devices in the main 
phase leg and 600 V Si IGBTs in the neutral leg have similar 
performance to the all SiC design, but have higher efficiency 
above 32kW with a 25 kHz switching frequency. This is due 
to the lower conduction losses in the 600 V Si devices in the 
neutral leg. 
The hybrid-2 option differs from the hybrid-1 option in that 
SiC diodes are used in the neutral leg, as a result the hybrid-2 
option has a slightly lower efficiency at high power and 25 
kHz switchingfrequency, but a higher efficiency for very high 
switching frequencies and at 42 kW throughput.  
 
Figure 10: Efficiency vs power  (fs = 25 kHz) 
Figures 10 and 11 show a comparison between the hybrid 
3LTTC options and the two-level all Si and all SiC designs. 
The all SiC 3LTTC option is not shown as its component cost 
is likely to be higher but it doesn’t offer an obvious 
performance benefit. Compared with the Si 2LC, the SiC 2LC 
and the hybrid 3LTTCs show a substantial performance 
improvement over a wide operating range. However, the SiC 
2LC has the highest efficiency figure amongst the options 
considered in this study. 
 
Figure 11: Efficiency vs switchingfrequency (P = 42 kW) 
6 Conclusion 
Among the proposeddevice combinations, the SiC-2LC has 
the lowest semiconductor losses for the power levels and 
switching frequencies considered in the study. The SiC and 
hybrid 3LTTCs also offer significant improvements in 
efficiency when compared with a Si 3LTTC and also a Si 
2LC. The choice of the 3LTTC is likely to depend on the 
power level and the switching frequency of the specific 
application. But the performance gain must be traded against 
the increased complexity and cost, and in this regard the 
hybrid options may be an attractive compromise. 
Further work is needed to analyse the passive component 
requirements and associated losses in the converter. The three 
level topologies are likely to have reduced filter requirements 
when compared with two-level circuits, which may result in a 
narrowing of the efficiency difference between the converters. 
This study has also indicated a role for lower loss 600 V 
devices in multi-level topologies, for example a 600 V SiC 
MOSFET or GaN device may offer improvements in the 
efficiency of the three-level topologies that have been 
examined.  
Acknowledgement 
The authors would like to thank Rolls-Royce plc for 
supporting this research through the UTC in Electrical Power 
Conversion at The University of Manchester. 
The authors are also grateful for the financial support 
provided byThe University of Manchester’s President’s 
Doctoral Scholar Award. 
92
93
94
95
96
97
98
99
100
0 10 20 30 40 50 60
Ef
fic
ie
nc
y 
(%
)
Power (kW)
92
93
94
95
96
97
98
99
100
0 10 20 30 40 50 60 70
Ef
fic
ie
nc
y 
(%
)
Switching frequency (kHz)
91
92
93
94
95
96
97
98
99
100
0 10 20 30 40 50 60
Ef
fic
ie
nc
y 
(%
)
Power (kW)
92
93
94
95
96
97
98
99
100
0 10 20 30 40 50 60 70
Ef
fic
ie
nc
y 
(%
)
Switching frequency (kHz)
Si 
Hybrid 1 
SiC 
Si 
Hybrid 1 
SiC 
Hybrid 2 
Hybrid 2 
Si – 2LC 
Hybrid - 3LTTC 1 
SiC – 2LC 
Hybrid - 3LTTC 2 
Si – 2LC 
Hybrid - 3LTTC 1 
SiC – 2LC 
Hybrid - 3LTTC 2 
6 
References 
[1] J. Brombach, A. Lucken, B. Nya, M. Johannsen, and D. 
Schulz, "Comparison of different electrical HVDC-
architectures for aircraft application," in Electrical 
Systems for Aircraft, Railway and Ship Propulsion 
(ESARS), 2012, pp. 1-6. 
[2] M. A. Frédéric FOURIE, "Large aircraft integration rig 
and tests results," in More Open Electrical 
Technologies, Toulouse, France, 2009. 
[3] M. Schweizer, T. Friedli, and J. W. Kolar, "Comparison 
and implementation of a 3-level NPC voltage link back-
to-back converter with SiC and Si diodes," in Applied 
Power Electronics Conference and Exposition (APEC), 
2010, pp. 1527-1533. 
[4] M. Schweizer and J. W. Kolar, "Design and 
Implementation of a Highly Efficient Three-Level T-
Type Converter for Low-Voltage Applications," IEEE 
Transactions onPower Electronics, vol. 28, pp. 899-907, 
2013. 
[5] I. Standard, "ISO 1540-2006," in Aerospace — 
Characteristics of aircraft electrical systems, ed, 2006. 
[6] W. Kołomyjski, "Modulation Strategies for Three-level 
PWM Converter-fed Induction Machine Drives," PhD, 
Faculty of Electrical Engineering, Warsaw University 
Of Technology, Warsaw, Poland, 2009. 
[7] S. Dieckerhoff, S. Bernet, and D. Krug, "Power loss-
oriented evaluation of high voltage IGBTs and 
multilevel converters in transformerless traction 
applications," IEEE Transactions on Power Electronics, 
vol. 20, pp. 1328-1336, 2005. 
[8] T. B. Soeiro and J. W. Kolar, "The New High-Efficiency 
Hybrid Neutral-Point-Clamped Converter," IEEE 
Transactions on Industrial Electronics, vol. 60, pp. 
1919-1935, 2013. 
Appendix A 
Table A1: Device losses in the 2LC, 3LNPCC and the 3LTTC 
Conduction Losses - 2LC[7] 
𝑃௖ି்ଵ,்ଶ =
𝑣௢,்𝐼መ௅
2𝜋
൤1 +
𝑀𝜋
4
cos(𝜑)൨ +
𝑟௢,்𝐼መ௅ଶ
2𝜋
൤
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4
+
2𝑀
3
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𝑃௖ି஽ଵ,஽ଶ =
𝑣௢,஽𝐼መ௅
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4
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−
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Switching Losses - 2LC[7] 
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Conduction Losses - 3LNPCC[7] 
𝑃௖ି்ଵ,்ସ =
𝑣௢,்𝑀𝐼መ௅
4𝜋
[sin(𝜑) + (𝜋 − 𝜑) cos(𝜑)]
+
𝑟௢,்𝑀𝐼መ௅ଶ
4𝜋
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8
3
cosସ ቀ
𝜑
2
ቁ൨ 
 
𝑃௖ି஽ଵ,஽ସ =
𝑣௢,஽𝑀𝐼መ௅
4𝜋
[sin(𝜑) − 𝜑 cos(𝜑)]
+
𝑟௢,஽𝑀𝐼መ௅ଶ
2
൤
4
3𝜋
sinସ ቀ
𝜑
2
ቁ൨ 
 
𝑃௖ି்ଶ,்ଷ =
𝑣௢,்𝐼መ௅
𝜋
൤1 −
𝑀
4
(sin(𝜑) − 𝜑 cos(𝜑))൨
+
𝑟௢,்𝐼መ௅ଶ
4
൤1 −
8𝑀
3𝜋
sinସ ቀ
𝜑
2
ቁ൨ 
 
𝑃௖ି஽ଶ,஽ଷ =
𝑣௢,஽𝑀𝐼መ௅
4𝜋
[sin(𝜑) − 𝜑 cos(𝜑)]
+
𝑟௢,஽𝑀𝐼መ௅ଶ
2
൤
4
3𝜋
sinସ ቀ
𝜑
2
ቁ൨ 
 
𝑃௖ି஽ହ,஽଺ =
𝑣௢,஽𝐼መ௅
𝜋
൤1 −
𝑀
4
(2sin(𝜑) − (2𝜑 − 𝜋) cos(𝜑))൨
+
𝑟௢,஽𝐼መ௅ଶ
4
൤1 −
4𝑀
3𝜋
(1 +  cosଶ(𝜑))൨ 
 
Switching Losses - 3LNPCC[7] 
𝑃௦ି்ଵ,்ସ = 𝑓௦൫𝐸௢௡ + 𝐸௢௙௙൯ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 +  cos(𝜑)
2𝜋
ቇ 
 
𝑃௦ି஽ଵ,஽ସ = 𝑓௦𝐸௥௥ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௠௘௦
ቇ ቆ
1 −  cos(𝜑)
2𝜋
ቇ 
 
𝑃௦ି்ଶ,்ଷ = 𝑓௦൫𝐸௢௡ + 𝐸௢௙௙൯ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 −  cos(𝜑)
2𝜋
ቇ 
 
𝑃௦ି஽ଶ,஽ଷ = 0  
𝑃௦ି஽ହ,஽଺ = 𝑓௦𝐸௥௥ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 +  cos(𝜑)
2𝜋
ቇ 
 
Conduction Losses - 3LTTC[8] 
𝑃௖ି்ଵ,்ସ =
𝑣௢,்𝑀𝐼መ௅
4𝜋
[sin(𝜑) + (𝜋 − 𝜑) cos(𝜑)]
+
𝑟௢,்𝑀𝐼መ௅ଶ
4𝜋
൤
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3
cosସ ቀ
𝜑
2
ቁ൨ 
 
𝑃௖ି஽ଵ,஽ସ =
𝑣௢,஽𝑀𝐼መ௅
4𝜋
[sin(𝜑) − 𝜑 cos(𝜑)]
+
𝑟௢,஽𝑀𝐼መ௅ଶ
2
൤
4
3𝜋
sinସ ቀ
𝜑
2
ቁ൨ 
 
𝑃௖ି்ଶ,்ଷ =
𝑣௢,்𝐼መ௅
𝜋
൤1 −
𝑀
4
(2sin(𝜑) − (2𝜑 − 𝜋) cos(𝜑))൨
+
𝑟௢,்𝐼መ௅ଶ
4
൤1 −
4𝑀
3𝜋
(1 +  cosଶ(𝜑))൨ 
 
𝑃௖ି஽ଶ,஽ଷ =
𝑣௢,஽𝐼መ௅
𝜋
൤1 −
𝑀
4
(2sin(𝜑) − (2𝜑 − 𝜋) cos(𝜑))൨
+
𝑟௢,஽𝐼መ௅ଶ
4
൤1 −
4𝑀
3𝜋
(1 +  cosଶ(𝜑))൨ 
 
Switching Losses - 3LTTC[8] 
𝑃௦ି்ଵ,்ସ = 𝑓௦൫𝐸௢௡ + 𝐸௢௙௙൯ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 +  cos(𝜑)
2𝜋
ቇ 
 
𝑃௦ି஽ଵ,஽ସ = 𝑓௦𝐸௥௥ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 −  cos(𝜑)
2𝜋
ቇ 
 
𝑃௦ି்ଶ,்ଷ = 𝑓௦൫𝐸௢௡ + 𝐸௢௙௙൯ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 −  cos(𝜑)
2𝜋
ቇ 
 
𝑃௦ି஽ଶ,஽ଷ = 𝑓௦𝐸௥௥ ቆ
0.5𝑉ௗ௖
𝑉௥௘௙
ቇ ቆ
𝐼መ௅
𝐼௥௘௙
ቇ ቆ
1 +  cos(𝜑)
2𝜋
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